UTPediaItems where Author is "Yap, Wei Cheng"
![[up]](/style/images/multi_up.png)
Up a levelGroup by: Item Type | No Grouping
Number of items: 1.
Yap, Wei Cheng (2024) Synthesis and FPGA hardware simulation of an open-source RISC-V core for edge computing. [Final Year Project] (Submitted)
Yap, Wei Cheng (2024) Synthesis and FPGA hardware simulation of an open-source RISC-V core for edge computing. [Final Year Project] (Submitted)
